Latest electronic component package types are pushing the need to more efficiently remove the dissipated heat using optimized thermal paths going through the printed circuit board (PCB) to reach PCB inner thermal planes. So, to optimize board cooling, the designer has more and more to deal with PCB architecture including high density interconnect (HDI) technology, which relies on small diameter laser drilled micro-vias. Compared with conventional PCB technologies, HDI creates denser interconnect substrates, containing multilevel micro-via structures that play a decisive role in the miniaturization of circuit boards but will exacerbate the component cooling design complexity. To improve the understanding of conventional and future configurations of via structure and their influence on the component thermal performances, a study was leaded on an micro lead frame package, which is now mainstream for both analog and digital functions. For still air conditions, the thermal simulation results show that via and micro-via structures allow to drain more than 90% of the component power through the PCB metallic planes and are mandatory to limit the temperature excess. Thus, the thermal modeling of the latest 3D Integrated Circuit is reinforcing the need to simulate in more thin details its board surrounding architecture as well as its packaging. However, a fine detailed modeling of board layers layout always exceeds the simulation tool capabilities and requires new modeling methodologies able to define the most significant thermal model. Based on DEvelopment of Libraries of PHysIcal models (DELPHI) methodology, the creation of a compact thermal model, compliant to a set of boundary conditions was investigated for a local board area. The thermal behavior prediction, found to be within ± 5% of error, demonstrates the feasibility of extending the boundary condition independence principle to board modeling in order to achieve a more efficient and accurate board cooling optimization.
Skip Nav Destination
Article navigation
September 2011
Research Papers
Impact of Printed Circuit Board Via and Micro-Via Structures on Component Thermal Performances
Valentin Bissuel,
Valentin Bissuel
Thales Corporate Services
, 18, avenue du Marechal Juin, 92366 Meudon La Foret Cedex–France
Search for other works by this author on:
Michel Brizoux,
Michel Brizoux
Thales Corporate Services
, 18, avenue du Marechal Juin, 92366 Meudon La Foret Cedex–France
Search for other works by this author on:
Arnaud Grivon,
Arnaud Grivon
Thales Corporate Services
, 18, avenue du Marechal Juin, 92366 Meudon La Foret Cedex–France
Search for other works by this author on:
Eric Monier-Vinard,
Eric Monier-Vinard
Thales Corporate Services
, 18, avenue du Marechal Juin, 92366 Meudon La Foret Cedex–France
Search for other works by this author on:
Fabrice Pires
Fabrice Pires
Thales Corporate Services
, 18, avenue du Marechal Juin, 92366 Meudon La Foret Cedex–France
Search for other works by this author on:
Valentin Bissuel
Thales Corporate Services
, 18, avenue du Marechal Juin, 92366 Meudon La Foret Cedex–France
Michel Brizoux
Thales Corporate Services
, 18, avenue du Marechal Juin, 92366 Meudon La Foret Cedex–France
Arnaud Grivon
Thales Corporate Services
, 18, avenue du Marechal Juin, 92366 Meudon La Foret Cedex–France
Eric Monier-Vinard
Thales Corporate Services
, 18, avenue du Marechal Juin, 92366 Meudon La Foret Cedex–France
Fabrice Pires
Thales Corporate Services
, 18, avenue du Marechal Juin, 92366 Meudon La Foret Cedex–France
J. Electron. Packag. Sep 2011, 133(3): 031013 (8 pages)
Published Online: September 30, 2011
Article history
Received:
November 22, 2010
Revised:
August 2, 2011
Online:
September 30, 2011
Published:
September 30, 2011
Citation
Bissuel, V., Brizoux, M., Grivon, A., Monier-Vinard, E., and Pires, F. (September 30, 2011). "Impact of Printed Circuit Board Via and Micro-Via Structures on Component Thermal Performances." ASME. J. Electron. Packag. September 2011; 133(3): 031013. https://doi.org/10.1115/1.4004830
Download citation file:
Get Email Alerts
Anand Model Constants of Sn–Ag–Cu Solders: What Do They Actually Mean?
J. Electron. Packag (June 2025)
Sequential Versus Concurrent Effects in Combined Stress Solder Joint Reliability
J. Electron. Packag (June 2025)
Related Articles
Special Issue on InterPACK2022
J. Electron. Packag (December,2023)
Special Section on InterPACK 2013
J. Electron. Packag (December,2014)
Thermal Investigations of Integrated Circuits and Systems, THERMINIC'09
J. Electron. Packag (March,2011)
Thermal Interfacing Techniques for Electronic Equipment—A Perspective
J. Electron. Packag (June,2003)
Related Proceedings Papers
Related Chapters
Control and Operational Performance
Closed-Cycle Gas Turbines: Operating Experience and Future Potential
Thermoelectric Coolers
Thermal Management of Microelectronic Equipment
Component and Printed Circuit Board
Thermal Management of Telecommunications Equipment