In this paper, we present the design of a passive test chip with thermal test structures in the Metal 1 layer of the back-end of line (BEOL) for the experimental thermal characterization of the intertier thermal resistance of wafer-pairs fabricated by three-dimensional (3D) hybrid Cu/dielectric wafer-to-wafer (W2W) bonding. The thermal test structures include heater elements and temperature sensors. The steady-state or transient measurement data are combined with a modeling study to extract the thermal resistance of the bonded interface for the fabricated bonded wafer pair. The extracted thermal resistance of the die–die interface created by hybrid wafer-to-wafer bonding is compared to literature data for die-to-die (D2D) or die-to-wafer (D2W) stacking with microbumps. The low thermal resistance of the thin bonded dielectric interface indicates that hybrid Cu/dielectric bonding is a promising technology to create 3D chip stacks with a low thermal die-to-die resistance.

Issue Section:
Research Papers
Keywords:
3D packaging, Chip stacking, Thermal analysis
Topics:
Bonding, Semiconductor wafers, Thermal resistance, Transients (Dynamics), Temperature, Steady state

References

1.
Chanchani
,
R.
,
2009
, “
3D Integration Technologies—An Overview
,”
Materials for Advanced Packaging
,
D.
Lu
, and
C. P.
Wong
, eds.,
Springer
,
New York
, pp.
1
–
50
.
2.
Beyne
,
E.
,
2016
, “
The 3D Interconnect Technology Landscape
,”
IEEE Des. Test
,
33
(
3
), pp.
8
–
20
.
Google Scholar
Crossref
Search ADS
 
3.
Taouil
,
M.
,
Hamdioui
,
S.
,
Verbree
,
J.
, and
Marinissen
,
E. J.
,
2010
, “
On Maximizing the Compound Yield for 3D Wafer-to-Wafer Stacked ICs
,”
IEEE
International Test Conference
, Austin, TX, Nov. 2–4, pp.
1
–
10
.
4.
Lau
,
J. H.
,
2014
, “
Overview and Outlook of Three-Dimensional Integrated Circuit Packaging, Three-Dimensional Si Integration, and Three-Dimensional Integrated Circuit Integration
,”
ASME J. Electron. Packag.
,
136
(
4
), p.
040801
.
Google Scholar
Crossref
Search ADS
 
5.
Belliard
,
Y.
,
Moreau
,
S.
,
Di Ciocci
,
L.
,
Coudrain
,
P.
,
Romano
,
G.
,
Nowodzinski
,
A.
,
Aussenac
,
F.
,
Jouneau
,
P. H.
,
Rolland
,
E.
, and
Signamarcheix
,
T.
,
2014
, “
Advances Toward Reliable High Density Cu-Cu Interconnects by Cu-SiO2 Direct Hybrid Bonding
,”
IEEE International 3D Systems Integration Conference
(
3DIC
), Kinsdale, Ireland, Dec. 1–3, pp.
1
–
8
.
6.
Di Cioccio
,
L.
,
Moreau
,
S.
,
Sanchez
,
L.
,
Baudin
,
F.
,
Gueguen
,
P.
,
Mermoz
,
S.
,
Belliard
,
Y.
, and
Taibi
,
R.
,
2014
, “
Cu–SiO2 Hybrid Bonding
,”
Handbook of 3D Integration
(3D Process Technology), Vol.
3
,
Wiley-VCH
,
Weinheim, Germany
, pp.
295
–
312
.
7.
Brunschwiler
,
T.
,
Zürcher
,
J.
,
Zimmermann
,
S.
,
Burg
,
B.
,
Gerd Schlottig
,
G.
,
Chen
,
X.
,
Sinha
,
T.
,
Baum
,
M.
,
Hofmann
,
C.
,
Pantou
,
R.
,
Achen
,
A.
,
Zschenderlein
,
U.
,
Kumar
,
S.
,
Wunderle
,
B.
,
Haupt
,
M.
,
Schindler-Saefkow
,
F.
, and
Strässle
,
R.
,
2016
, “
Review of Percolating and Neck-Based Underfills for Three-Dimensional Chip Stacks
,”
ASME J. Electron. Packag.
,
138
(
4
), p.
041009
.
8.
Colgan
,
E. G.
,
Andry
,
P.
,
Dang
,
B.
,
Magerlein
,
J. H.
,
Maria
,
J.
,
Polastre
,
R. J.
, and
Wakil
,
J.
,
2012
, “
Measurement of Microbump Thermal Resistance in 3D Chip Stacks
,”
IEEE 28th Semiconductor Thermal Measurement and Management Symposium
(
SEMI-THERM
), San Jose, CA, Mar. 18–22, pp.
1
–
7
.
9.
Brunschwiler
,
T.
,
Goicochea
,
J.
,
Matsumoto
,
K.
,
Wolf
,
H.
,
Kumin
,
C.
,
Michel
,
B.
,
Wunderle
,
B.
, and
Faust
,
W.
,
2011
, “
Formulation of Percolating Thermal Underfill by Sequential Convective Gap Filling
,” International Conference and Exhibition on Device Packing (
IMAPS
),
Phoenix, AZ
, pp.
229
–
237
.
10.
Oprins
,
H.
,
Cherman
,
V.
,
Van der Plas
,
G.
,
De Vos
,
J.
, and
Beyne
,
E.
,
2016
, “
Experimental Characterization of the Vertical and Lateral Heat Transfer in Three-Dimensional Stacked Die Packages
,”
ASME J. Electron. Packag.
,
138
(
1
), p.
010902
.
Google Scholar
Crossref
Search ADS
 
11.
Oprins
,
H.
,
Cherman
,
V.
,
Vandevelde
,
B.
,
Torregiani
,
C.
,
Stucchi
,
M.
,
Van der Plas
,
G.
,
Marchal
,
P.
, and
Beyne
,
E.
,
2011
, “
Characterization of the Thermal Impact of Cu-Cu Bonds Achieved Using TSVs on Hot Spot Dissipation in 3D Stacked ICs
,”
61st IEEE Electronic Components and Technology Conference
(
ECTC
), Lake Buena Vista, FL, May 31–June 3, pp.
861
–
868
.
12.
Matsumoto
,
K.
, and
Taira
,
Y.
,
2009
, “
Thermal Characterization of a Three-Dimensional (3D) Chip Stack
,”
Trans. JIEP
,
2
(
1
), pp.
153
–
159
.
13.
Kim
,
S.-W.
,
Detalle
,
M.
,
Peng
,
L.
,
Nolmans
,
P. H.
,
Heylen
,
N.
,
Velenis
,
D.
,
Miller
,
A.
,
Beyer
,
G.
, and
Beyne
,
E.
,
2016
, “
Ultra-Fine Pitch 3D Integration Using Face-to-Face Hybrid Wafer Bonding Combined With a Via-Middle Through-Silicon-Via Process
,”
66th IEEE Electronic Components and Technology Conference
(
ECTC
), Las Vegas, NV, May 31–June 3, pp.
1179
–
1185
.
14.
Oprins
,
H.
,
Cherman
,
V.
,
Rebibis
,
K.
,
Vermeersch
,
K.
,
Gerets
,
C.
,
Vandevelde
,
B.
,
La Manna
,
A.
,
Beyer
,
G.
, and
Beyne
,
E.
,
2012
, “
Transient Analysis Based Thermal Characterization of Die-Die Interfaces in 3D-ICs
,”
13th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems
(
ITherm
), San Diego, CA, May 30–June 1, pp.
1395
–
1404
.
15.
Matsumoto
,
K.
,
Ibaraki
,
S.
,
Sueoka
,
K.
,
Sakuma
,
K.
,
Kikuchi
,
H.
,
Orii
,
Y.
, and
Yamada
,
F.
,
2012
, “
Experimental Thermal Resistance Evaluation of a Three-Dimensional (3D) Chip Stack, Including the Transient Measurements
,”
IEEE 28th Semiconductor Thermal Measurement and Management Symposium
(
SEMITHERM
), San Jose, CA, Mar. 18–22, pp.
8
–
13
.
16.
Liang
,
Q.
,
Xiu
,
Y.
,
Lin
,
W.
,
Moon
,
K.-S.
, and
Wong
,
C. P.
,
2009
, “
Epoxy/h-BN Composites for Thermally Conductive Underfill Material
,”
59th IEEE Electronic Components and Technology Conference
(
ECTC
), San Diego, CA, May 26–29, pp.
437
–
440
.
17.
Brunschwiler
,
T.
,
Schindler-Saefkow
,
F.
,
Gordin
,
R.
,
Haupt
,
M.
, and
Schlottig
,
G.
,
2014
, “
Study of the Compound of Properties of Percolating and Neck-Based Thermal Underfills
,”
14th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems
(
ITherm
), Orlando, FL, May 27–30, pp.
227
–
234
.
18.
Moore
,
L.
, and
Shi
,
L.
,
2014
, “
Emerging Challenges and Materials for Thermal Management of Electronics
,”
Mater. Today
,
17
(
4
), pp.
163
–
174
.
Google Scholar
Crossref
Search ADS
 
Copyright © 2017 by ASME
You do not currently have access to this content.